October 19, 2007 -- Fifteen years ago, designers were buzzing about a new design approach: Register Transfer Level (RTL) Design. There was a fundamental change underway in how chip designs were created and implemented. There were methodology experts within electronics companies whose sole responsibility was to move design teams to using RTL design methods. It was this focus that enabled the methodology shift the industry experienced and changed the way chips were designed.
Back then, the average chip had tens of thousands of gates and took 18 to 24 months to design. Fast forward to 2007 and, while the average gate count is now in the tens of millions, design cycle requirements have been slashed to six to nine months. Still, the majority of U.S. design teams are using a design methodology similar to what was used in the 1990s.
While RTL design was and still is an important engineering methodology development, new technologies and standards are forcing continued evolution. But, what happened to our methodology experts?
By Tom Sandoval. (Sandoval is Chief Executive Officer of Calypto Design Systems, Inc.)
This brief introduction has been excerpted from the original copyrighted article.
