Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
Improving Fabrication Yields By Design  
Publication: Printed Circuit Design & Fab
 Printer friendly
 E-Mail Item URL

April 1, 2008 -- A major requirement in improving board fabrication yields is doing it right the first time, because once the PCB fabrication process is complete there is really no way to go back to fix major mistakes. In some cases you can mitigate design issues during the PCB assembly process, but during PCB fabrication, once layers are laminated and the holes are drilled, you cannot easily undo the process to make corrections.

Therefore, to improve fabrication yields during and after design layout, it’s critical to follow the detailed fabrication notes and drawings, specifically calling out every item that requires any kind of explanation. This includes stack up data, layer construction information, material call outs, as well as drill charts specifying hole counts and symbols, whether drill holes are plated, and any similar information.

By Zulki Khan. (Khan is president and founder, Nexlogic Technologies.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Printed Circuit Design & Fab website.

Keywords: Printed Circuit Design & Fab, PCBs, PCB design, design for manufacturing, design-for-manufacturing, DFM, EDA tools,
580/25501 4/1/2008 3330 298


Designer's Mall
0.4375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.515625