Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Kelvin: A New Approach to Power Analysis  
Company: Envis Corp.
 Printer friendly
 E-Mail Item URL

Plato said, "The measure of man is what he does with power." Integrated circuit designers don’t need to measure men but they do need to measure power and many have no real methodology for measuring power, despite the fact that reducing power has become one of the major challenges in design. Knowing which techniques are appropriate to use to reduce power is an impossible decision if there is no way to consistently measure the power in the first place. This is not just an esoteric issue that can be ignored.

More and more, the power dissipation of a chip shows through all the way to the end-user of the system where the chip will be used. Average power determines battery life. Peak power determines cooling and grid power provisioning requirements. At the detailed level, power drives metal widths for on-chip power grids, determine operating temperatures and package choices. All of these, in turn, significantly affect both the cost of the chip and impact its development schedule.

Access the entire document on the Envis Corp. website.

E-mail Envis Corp. for more information.

Read more about
Envis Corp.
on SOCcentral.com


Keywords: Envis, power analysis, power optimization, ASIC design, EDA tools,
205/25936 6/4/2008 7006 271
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.234375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.328125