Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
NSCa and PSL: Why Native Assertion Is Iportant in SystemC?  
Company: JEDA Technologies, Inc.
 Printer friendly
 E-Mail Item URL

The first reason to support native assertion mechanism is the completeness of SystemC as a design and verification system. We'd like to see SystemC evolve and be used for both design and verification, in various level of the abstraction, in various stages of the design flow. This goal is somewhat similar to that of SystemVerilog, while SystemC has the advantage of being a native system software language. This allows it to link with other software development activities with much less effort with no language barrier.

Because of that, SystemC has a tremendous potential to evolve into a multipurpose, multi-layer system development tool. It seems unreasonable to say "we don't need a native assertion mechanism in SystemC", as it is exactly the same meaning as "we don't need SystemC to be a complete design and verification system".

PSL provides support for various languages, but this is a mechanism for portability, not for reusability. In order to reuse assertion property among different language systems, there must be another layer of translation. Then, each language system requires a mechanism to run assertion anyway. In such case, NSCa can serve as the underlying framework to run either PSL or SVA properties inside the SystemC simulator.

Access the entire document on the JEDA Technologies, Inc. website.

E-mail JEDA Technologies, Inc. for more information.

Read more about
JEDA Technologies, Inc.
on SOCcentral.com


Keywords: JEDA Technologies, ASICs, ASIC design, SystemC, formal verification, assertion based verification, assertion-based verification, ABV, Property Specification Language, PSL, EDA tools,
205/27732 12/26/2008 5581 298
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.265625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.3125