Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 26, 2013
OSCI TLM2.0 Standard Compliance: Why Bother?  
Company: JEDA Technologies, Inc.
 Printer friendly
 E-Mail Item URL

Model availability is crucial for the success of ESL. With the finalization of TLM 2.0 at DAC08 the industry reached a significant milestone, to enable interoperability between different provider’s models and close this gap on model availability. The TLM 2.0 specification has evolved significantly from its first draft. To support all the requirements from users and various applications, the standard defines comprehensive and fairly complex protocol specification with more than 150 rules.

The TLM 2.0 rules are defined to make sure that the intended communication behavior is implemented correctly. If one component is not compliant to the TLM 2.0 specification how reliable are all analysis and performance results derived using it? Moreover, how could one rely on the Software developed using a virtual platform that is not correct? How can a user ensure that his/her components obey all such rules defined by the TLM 2.0 protocol? How can one be certain that models from various sources are fully interoperable inside real applications? What happens if a model is not following the standards?

In this article we will answer those questions. We will describe the impact to the user when some components are not compliant to the TLM 2.0 standard. We also discuss debugging effort to find TLM 2.0 protocol violations and the different options developers have to quickly identify if a component is TLM 2.0 compliant.

Access the entire document on the JEDA Technologies, Inc. website.

E-mail JEDA Technologies, Inc. for more information.

Read more about
JEDA Technologies, Inc.
on SOCcentral.com


Keywords: JEDA Technologies, ASICs, ASIC design, electronic system level design, ESL, transaction level modeling, transaction-level modeling, TLM, EDA tools,
205/27733 12/26/2008 6833 262
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.2338867



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.3129883