Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
Design, Analysis and Tools for Integrated Circuits and Systems (DATICS)  
Sponsor:
Location: Hong Kong  CHINA
 Printer friendly
 E-Mail Item URL

The Conference on Design, Analysis and Tools for Integrated Circuits and Systems (DATICS), March 18-20, 2009, brings together software/ hardware engineering researchers, computer scientists, practitioners and people from industry to exchange theories, ideas, techniques and experiences related to all areas of design, analysis and tools for integrated circuits (e.g. digital, analog and mixed-signal circuits) and systems (e.g. real-time, hybrid and embedded systems). DATICS'09 also focuses on the fields of formal methods, low power design methodologies for integrated circuits and wireless sensor networks (WSNs).

Conference topics

  • Digital, analog, mixed-signal designs and test
  • RF design and test
  • Design-for-testability and built-in self test methodologies
  • Reconfigurable system design
  • High-level synthesis
  • EDA tools for design, testing and verification
  • Low power design methodologies
  • Network and system on-a-chip
  • Application-specific SoCs
  • Wireless sensor networks (WSNs)
  • Specification languages: SystemC, SystemVerilog and UML
  • Al areas of modelling, simulation and verification
  • Formal methods and formalisms (e.g. process algebras, petri-nets, automaton theory and BDDs)
  • Real-time, hybrid and embedded systems
  • Software engineering (including real-time Java, real-time UML and performance metrics)


Go directly to sponsor site for complete conference details.

Keywords: Design, Analysis and Tools for Integrated Circuits and Systems (DATICS), ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA tools,
351/27932 3/18/2009 466 105


Designer's Mall
0



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.109375