Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
HPL Technologies, Inc.  
Address: 2033 Gateway Place, Suite 400
              San Jose, CA 95110 USA
Phone: 408-437-1466
Email: info@hpl.com
Website: www.hpl.com


HPL is a provider of yield optimization and process management software solutions for the semiconductor and flat panel display industries. HPL's customizable software products, TestChip IP and patented RDOM technologies enable customers to quickly identify and correct yield-limiting factors in their design, technology development and manufacturing processes. HPL's integrated tools analyze parametric, bin/sort, bitmap, MES, defect and design data as well as monitor the changes made to the process recipes resulting in expedited yield learning and improvement

News

Synopsys Completes Acquisition of HPL Technologies

12/9/2005

Synopsys to Acquire HPL Technologies

10/3/2005

HPL Technologies and Photronics Form Strategic Alliance

2/28/2005

Silterra Adopts HPL Technologies TechXpress IP to Accelerate Development for 0.13µm CMOS Process

1/17/2005

HPL Technologies Tackles Key Design-for-Manufacturing Issue of Electrical Performance with Cell Designer

10/4/2004

Synopsys Invests in HPL Technologies

6/23/2004


Go directly to HPL Technologies, Inc. for more company and product information.

Keywords: HPL Technologies, EDA
206/2817 7/23/2003 1686 363
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.5



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.59375