Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
TLM-2.0 in Action: An Example-based Approach to Transaction-Level Modeling and Model Interoperability  
Company: Open SystemC Initiative (OSCI)
 Printer friendly
 E-Mail Item URL

This tutorial, presented at the Design and Verification Conference (DVCon) 2009, discusses TLM-2.0 concepts and mechanics, as well as some fine points of the standard that emerged during the development of the Language Reference Manual. The tutorial's examples-based approach details TLM-2.0 and describes how to get the most value out of using the standard. The examples demonstrate modeling styles, as well as integration of legacy models based on TLM-1 interfaces, which are fully preserved in TLM-2.0.

The tutorial is divided into five presentations with a brief introduction and is approximately three hours long.

Tutorial speakers

  • Introduction and Welcome - Jack Donovan, President, XtremeEDA USA
  • Overview of TLM-2.0 Features - John Aynsley, Technical Director, Doulos
  • TLM Mechanics - David Black, ESL Technologist, XtremeEDA
  • TLM 2.0 Nuances - John Aynsley, Technical Director, Doulos
  • Performance Modeling Using TLM 2.0 - Zhu Zhou, Component Design Engineer, Intel
  • Applying TLM 2.0 to Legacy Platforms - Frank Schirrmeister, Director, Product Marketing, System-Level Solutions, Synopsys


Access the entire tutorial on the Open SystemC Initiative (OSCI) website.

E-mail Open SystemC Initiative (OSCI) for more information.

Read more about
Open SystemC Initiative (OSCI)
on SOCcentral.com


Keywords: Open SystemC Initiative (OSCI), SystemC, ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, electronic system level design, ESL, transaction level modeling, transaction-level modeling, TLM, EDA tools,
264/28758 5/21/2009 8109 469
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.234375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.328125