Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
Power Management: Parametric Design By Software  
Publication: EE Times Power Management Designline
 Printer friendly
 E-Mail Item URL

June 7, 2009 -- How far can design automation software go towards providing a "turn-key" solution? Today, software based design tools are used extensively in electronics and for good reason; they can accelerate and automate repetitive tasks, and they provide a level of accuracy that helps remove human error. But they must also follow strict rules and therefore lack "imagination;: they can never really inject the creativity needed to produce exceptional designs.

It's a dilemma that now affects nearly every discipline within embedded engineering: automatic code generation is becoming commonplace; PCB's are generally routed algorithmically; thermal data from circuit simulations can be fed into CAD tools to define cooling solutions and enclosures. Of course, engineers will always play an important role in the design process but it does seem that role may be changing. Commercial pressures today demand that the design process be as efficient as possible, which means today's engineers must know as much about driving design tools as they do about first principles.

By Phil Ling.

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Power Management Designline website.

Keywords: EE Times Power Management Designline, PCB design, EDA tools, power management, power optimization, power analysis,
590/28972 6/7/2009 6150 203


Designer's Mall
0.1523438



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25