Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Phase-Change Memory Becomes a Reality  
Company: Objective Analysis
 Printer friendly
 E-Mail Item URL

Phase-Change Memory or PCM is a new technology being explored by several companies. This technology fits between today’s volatile and nonvolatile memory technologies to provide features that appeal to system designers who for years have had to work around the idiosyncrasies of existing memory technologies.

PCM is simple enough to use that designers can begin to forget all the strange work-arounds they now must use to design NOR or NAND flash into their systems, recognizing some significant improvements in time to market that often are joined by related improvements in performance, cost, and code density.

In certain cases designers will find it worthwhile to rework existing designs to convert them from flash to PCM. Many designs should also be able to reduce or even eliminate a RAM chip that was once required to compensate for flash’s slow and messy programming protocol.

This white paper goes into some depth about flash work-arounds, none of which are necessary or even useful in a PCMbased system. In the end readers will see that PCM is preferable to established memory technologies by its simplicity which can offer improvements in time-to-market, chip count, software and system complexity, and even power consumption.

Access the entire document on the Objective Analysis website.

E-mail Objective Analysis for more information.

Read more about
Objective Analysis
on SOCcentral.com


Keywords: ASICs, ASIC design, phase-change memory, embedded memory, IP, intellectual property, cores,
205/29535 8/20/2009 2433 182
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.25



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.3007813