Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
Blocking Out the Noise Means Selecting the Right Filter  
Publication: Electronic Design Magazine
Contributor: Tektronix, Inc.
 Printer friendly
 E-Mail Item URL

August 27, 2009 -- Noise is a common and pervasive problem in electronics design and debug. At one time or another, almost every designer and debugger of electrical circuits will spend some time dealing with noise, either finding its source to fix it or reducing its impact on measurements. Noise can come from countless internal or external sources, often obscuring signals of interest.

Noise can make it difficult to perform measurements on a millivolt-range signal, such as in a radar transmission or heart-rate monitor. Another noise-related challenge is finding the true voltage of a signal. Moreover, noise may increase jitter, making it difficult to perform timing measurements.

Or there are times when you need a clean, noise-free trace to focus on the intended signal in a design. Other times, a clean trace is useful for reports and documentation to clearly show how a design works. Noise is pervasive in nearly all electrical design and debug work, though, so modern oscilloscopes offer filters to help reduce unwanted noise in measurements—and each filtering approach has its own pros and cons.

By Randy White. (White is serial applications technical marketing manager Tektronix, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Design Magazine website.

Read more about
Tektronix, Inc.
on SOCcentral.com

Keywords: embedded system design, signal integrity, noise, filters, signal conditioning, signal conditioners, Tektronix, Electronic Design Magazine,
590/29577 8/27/2009 5033 175


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25