Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 26, 2013
IP Quality Lies Beyond Compliance Testing  
Publication: EDN Magazine
Contributor: Synopsys, Inc.
 Printer friendly
 E-Mail Item URL

October 8, 2009 -- Compliance testing can reveal a great deal about whether an IP (intellectual-property) core functions according to the standard specifications, but does it really answer the most important question in the IP business, which is, Will passing compliance testing be enough to ensure that the IP will perform as expected in your chip? Long-term experience in providing IP to chip designers says that the answer to this question is "not quite."

Compliance testing alone cannot guarantee the quality or performance of IP for a number of reasons. This article, using the PCIe (Peripheral Component Interconnect Express) interface as an example, discusses the verification steps that engineers use in ensuring that the IP is of the highest quality. This process includes ensuring functional correctness, testing across corners, validating in silicon, passing compliance, and selecting an IP with advanced, built-in capabilities. All of these steps require a great deal of effort, specifically from the IP vendor.

By Navraj Nandra. (Nandra is Director of Product Marketing for the mixed-signal products at Synopsys, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Read more about
Synopsys, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, EDN Magazine, Synopsys,
590/29972 10/8/2009 3783 260


Designer's Mall
0.3129883



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4849854