Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Use Formal, Online Communication to Deliver Design Quality Closure   Featured
Publication: Electronic Engineering Times (EE Times)
Contributor: Satin IP Technologies
 Printer friendly
 E-Mail Item URL

November 16, 2009 -- If an integrated circuit design is to meet the need for high-quality/low-risk implementation, the need for formal communication among the participants in the design process is obviously necessary. When design engineers, design managers and mask shop engineers are at multiple sites, with each team and each site working within their own schedule constraints, moving communication online is a must.

Online communication lets system-on-chip integrators do their jobs in parallel to intellectual property design and software development, and in complete awareness of the design-for-mask-manufacturing (DFFM) constraints imposed by the next engineering steps.

IP designers, for instance, need to communicate where they stand with respect to predefined quality criteria (such as functionality, performance and reusability). Regardless of their position in the design chain, engineering and design managers now spend 20 to 40% of their time compiling quality progress reports based on individual, manual reports. Although quality standards are available, and most large companies have strong in-house experience managing quality, reporting is still largely ad hoc, Excel-based and manual.

A more formal understanding of what constitutes design quality, and an automated, online method for designers to check quality run after run, dramatically reduces quality reporting time.

By Stephane Bonniol. (Bonniol is Director of R&D and co-founder of Satin IP Technologies.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Engineering Times (EE Times) website.

Read more about
Satin IP Technologies
on SOCcentral.com

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, design management, Electronic Engineering Times (EE Times), Satin IP Technologies,
590/30169 11/16/2009 4546 245
Designer's Mall
4th Of July countdown banner
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25