June 2, 2010 -- Thinking through the process of selecting a verification methodology needs to take into consideration the various levels at which we need to do the verification and how verification environment (VE) components from bottom to top level (block to chip) verification can be directly or indirectly reused with no or little modifications. This can help a lot and save significant time during the verification cycle.
A monitor-based verification approach is an efficient way to make many VE components reusable within the same project and to keep the environment more simple and similar across various levels. One can easily understand the flow, and any newcomer can ramp up his knowledge in a short period of time, and can start working on any module of a complex chip if the approach is common for the entire team in any verification project.
By Bipin Patel. (Patel is a member of the Technical Staff (ASIC) at eInfochips, Ltd.)
This brief introduction has been excerpted from the original copyrighted article.