Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
Code Coverage Convergence In Configurable IP  
Publication: Design & Reuse
Contributor: Synopsys, Inc.
 Printer friendly
 E-Mail Item URL

May 27, 2010 -- Code coverage is an essential metric for completion of the verification of a SOC or an IP. The code coverage report helps you identify verification loopholes by analyzing the uncovered coverage metrics in the report. The target coverage numbers are defined for all the code coverage metrics (Line, Toggle, Condition and FSM). Additional verification cycles are required if the code coverage target metrics are not met. It is required to meet 100% coverage goals but it does not mean that verification is complete. However, it is an important metric for the measure of the verification. Code coverage metrics must be used in conjunction with other metrics such as functional coverage, assertion coverage, and formal equivalence checkers to measure verification completion.

In general, verification is a two-dimensional problem. The testbench development, coverage convergence (functional and code) are the two dimensions of the verification. The configurable IP provides third dimension to the IP verification namely Multiple Configurations. Verifying the configurable IP across multiple configurations is a challenging task and challenge lies in both the dimensions. Achieving code coverage goals for multiple configurations requires special attention as it might impact the verification schedule if not addressed properly.

By P. Venkata Giri Kumar, Nivin Ninan George, K. Sarannya, Sriram Balasubramanian, and Srikanth Vadanaparthi. (All are with Synopsys, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Design & Reuse website.

Read more about
Synopsys, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, code coverage, verification, Design & Reuse, Synopsys,
596/31495 5/27/2010 3308 195


Designer's Mall
0.1875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25