Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
Web-Based IC Customization Revolutionizes Timing Circuits  
Publication: Electronic Products Magazine
Contributor: Silicon Laboratories, Inc.
 Printer friendly
 E-Mail Item URL

July 1, 2010 -- Clocks provide the electronic heartbeat for a wide variety of consumer electronics, communications, and computing applications. These timing components deliver critical reference frequencies to processors, FPGAs, ASICs, DSPs, ADCs, DACs, memory, and physical layer devices.

The combination of frequencies required in a given application can change dramatically based on component selection of the other ICs in the system, since each processor, FPGA or other device can have unique frequency requirements. In addition, timing requirements can vary considerably from application to application based on performance, processing, and line rate requirements.

To satisfy this diverse range of requirements, the timing IC industry has responded by developing application-specific clocks. Each device is highly customized to meet the frequency, jitter, phase, and skew requirements for a particular application. These ICs are simple pin-controlled devices and require no firmware or configuration via a host processor. But this traditional approach has two significant limitations.

By James Wilson. (Wilson is with Silicon Laboratories, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Products Magazine website.

Read more about
Silicon Laboratories, Inc.
on SOCcentral.com

Keywords: embedded systems, embedded system design, ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, timing analysis, timing optimization, Electronic Products, Silicon Laboratories,
596/31710 7/1/2010 1819 249


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25