| Reusable Device Simulation Models for Embedded System Virtual Platforms | Publication: Design & Reuse Contributor: Mentor Graphics Corp.
| | |
August 24, 2010 -- As embedded systems hardware becomes more powerful, the demand for high quality, sophisticated and compelling applications is increasing. This has led to the majority of embedded application developers to reusable legacy software and sophisticated development tools to ease the pressure. Embedded system virtual platforms constitute one such class of embedded development tools that replace the use of target hardware reference boards for faster and easier embedded application development.
This article discusses the class of virtual platforms called host simulations. With host simulation, the embedded application code is compiled for the host processor using native compilers and executed directly on the host machine. Host simulation would require the simulation models of all the peripheral devices used by the application for its execution on a host machine. If the device simulation models for one target reference board have been carefully designed and implemented in a host simulation, they can be reused to simulate other reference boards with similar peripheral devices.
This article presents the characteristics of reusable device simulation models, and the methods to design and implement them. It also discusses the steps required to execute an embedded application code on a host machine using host simulation.
By Zeeshan Anwar. (Anwar is with Mentor Graphics Corp., Altrincham, United Kingdom.)
This brief introduction has been excerpted from the original copyrighted article.
View the entire article on the Design & Reuse website.
Read more about Mentor Graphics Corp. on SOCcentral.com |
| | Keywords: embedded systems, embedded system design, EDA, EDA tools, electronic design automation, design reuse, virtual prototyping, virtualized software development, VSD, virtual platforms, Design & Reuse, Mentor Graphics,
| | 596/32031 8/24/2010 1080 181 | |
|
|
|
|
| | 0.15625 |
|
|
| Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054 | |
|
| | |
|
|
Subscribe to SOCcentral's SOC Explorer Newsletter and receive news, article, whitepaper, and product updates bi-weekly.
|
|
|
Exec Viewpoint
The Many Faces of Low-Power Verification
 Ghislain Kaiser CEO, Docea Power
|
|
Exec Viewpoint
Maximizing the Value of Your Internal IP
 Warren Savage CEO, IPextreme
|
|
|
|
Barbara's Bytes
So, Just What Is ESL
 Barbara Tuck Senior Editor, SOCcentral
|
|
|
|
|
|
|
|
| Design Center |
| Whitepapers & App Notes |
|
|
|
|
|
| Live and Archived Webcasts |
|
|
|
|
|
| Newsletters |
|
|
|
|
|
|
About SOCcentral.com
Sponsorship/Advertising Information
|
|
|