Page loading . . .

  
 You are at: The item(s) you requested.Monday, May 20, 2013
Stacking Solves DRAM Supply Challenges and Unique Application Requirements  
Publication: EE Times Memory Designline
Contributor: SMART Modular Technologies, Inc.
 Printer friendly
 E-Mail Item URL

September 14, 2010 -- The transition to newer DRAM technologies and densities is increasing. Specific DRAM types such as SDRAM 512Mbit, DDR1 1Gbit, and DDR2 2Gbit are EOL'd (end-of lifed) by DRAM suppliers long before the end applications stop shipping. Initially, two or three DRAM suppliers manufacture these types of DRAMs, but they drop off and shift their resources to the next newest technology. The initial outlook in designing in these DRAMs is promising, but over a shorter time than expected, they get phased out, leaving OEMs with only one supplier which can be very costly or forced into a printed-circuit board (PCB) redesign. While these products may still be profitable for DRAM manufacturers, they don't justify the allocation of newer processing equipment.

One way to address these challenges is to use the long-established industry solution of DRAM stacking. DRAM stacking leverages readily-available, longer-life DRAMs into higher density and/or specially configured stacks. DRAM stacking consists of using two off-the-shelf, 100% tested BGA or TSOP DRAMs. For BGA DRAMs, a PCB cavity is used to stack the DRAMs together and route the signals from one DRAM to another.

By Arthur Sainio. (Sainio is with SMART Modular Technologies)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Memory Designline website.

Read more about
SMART Modular Technologies, Inc.
on SOCcentral.com

Keywords: embedded systems, embedded system design, packages, packaging, 3D ICs, 3D chips, stacked ICs, SMART Modular Technologies, EE Times Memory Designline,
596/32266 9/14/2010 909 158


Designer's Mall
0.1523438



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25