| Using Verification Coverage with Formal Analysis Featured | Publication: EE Times EDA Designline Contributor: Cadence Design Systems, Inc.
| | |
April 13, 2011 -- Verification engineers are increasingly using coverage metrics such as code coverage and functional coverage to guide the verification process to completion. These metrics, however, were developed specifically for simulation. Many contemporary verification flows also include formal analysis tools that provide exhaustive block-level proofs based on properties or assertions. The level of coverage provided by these tools needs to be evaluated, too; but it's necessary to understand how formal "coverage” differs from simulation coverage, and how formal coverage results can reinforce, or in some cases even replace, coverage created by simulation engines.
In metric-driven verification flows, an executable verification plan tracks simulation coverage metrics on an ongoing basis, using the metrics to evaluate the completion of the verification process. As a result, engineers can quickly see whether a block is completely verified, or if further tests are needed. Steps of the process include developing the verification plan, constructing tests, executing tests, and measuring and analyzing coverage metrics.
By Vinaya Singh and Joseph Hupcey III. (Singh is R&D architect, Cadence Design Systems, Inc., and Hupceyis product management, Cadence Design Systems, Inc.)
This brief introduction has been excerpted from the original copyrighted article.
View the entire article on the EE Times EDA Designline website.
Read more about Cadence Design Systems, Inc. on SOCcentral.com |
| | Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, formal verification, coverage analysis, simulation, simulators, Cadence Design Systems, EE Times EDA Designline,
| | 599/33676 4/13/2011 1062 145 | |
|
|
|
|
| | 0.171875 |
|
|
| Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054 | |
|
| | |
|
|
Subscribe to SOCcentral's SOC Explorer Newsletter and receive news, article, whitepaper, and product updates bi-weekly.
|
|
|
Exec Viewpoint
Maximizing the Value of Your Internal IP
 Warren Savage CEO, IPextreme
|
|
Exec Viewpoint
Yes, Virginia, There Is a Stitch-and-Ship
 Dave Johnson VP of Sales Breker Verification
|
|
|
|
Barbara's Bytes
So, Just What Is ESL
 Barbara Tuck Senior Editor, SOCcentral
|
|
|
|
|
|
|
|
| Design Center |
| Whitepapers & App Notes |
|
|
|
|
|
| Live and Archived Webcasts |
|
|
|
|
|
| Newsletters |
|
|
|
|
|
|
About SOCcentral.com
Sponsorship/Advertising Information
|
|
|