SOCcentral: Analyzing Multithreaded Applications: Identifying Performance Bottlenecks on Multicore Systems (EE Times Embedded 33677)

You are at: The item(s) you requested.

Wednesday, May 22, 2013

Analyzing Multithreaded Applications: Identifying Performance Bottlenecks on Multicore Systems

Publication: EE Times Embedded
Contributor: Freescale Semiconductor, Inc.

Printer friendly

E-Mail Item URL

April 7, 2011 -- Various aspects preventing applications from achieving theoretical maximum utilization of multicore resources include: operating system (scheduling, synchronization, etc.), application code (parallelization factor, data/function decomposition, etc.), and hardware architecture scalability (cores, memory subsystem, interconnects, etc.).

We use various multithreaded execution scenarios generated through EEMBC's Multibench as stimulus. We introduce a step-by-step methodology to analyze these scenarios and identify the bottlenecks. Techniques used for kernel tracing, time/ function profiling, etc. and tools used to deploy the methodology are discussed next. The article ends with discussion of various case studies representing different bottlenecks.

By Nandan Tripathi and Amrit Singh. (Tripathi is a senior design engineer at Freescale Semiconductor, Inc. and Singh is a design manager working at Freescale Semiconductor.)

This brief introduction has been excerpted from the original copyrighted article.

View the entire article on the EE Times Embedded website.

Read more about
Freescale Semiconductor, Inc.
on SOCcentral.com

Keywords: embedded system design, embedded systems, EDA, EDA tools, electronic design automation, microprocessors, MPUs, multicore processors, multi-core processors, multithreading, multi-threading, Freescale Semiconductor, EE Times Embedded,

599/33677 4/7/2011 743 121

Designer's Mall

0.15625

Search site for:
Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP

Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship

Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!

Mike Donlin
The Write Solution
Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL

Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search
SOC Design ASIC Design ASIC Verification FPGA Design CPLD Design PCB Design DSP Design RTOS Development Digital Design	Analog Design Mixed-Signal Design DFT DFM IC Packaging VHDL Verilog SystemC SystemVerilog