Page loading . . .

 You are at: The item(s) you requested.Monday, October 24, 2016
Realtek Selects Forte's SystemC High-Level Synthesis, Floating-Point IP Software for SOC Design  
 Printer friendly
 E-Mail Item URL

May 5, 2011 -- Realtek Semiconductor Corp. has selected Forte Design Systems, Inc.s high-level synthesis (HLS) software and floating-point intellectual property (IP) for the design and development of system-on-chips (SOCs) for communications network, computer peripheral and multimedia applications.

Forte's Cynthesizer SystemC high-level synthesis software and CellMath were purchased after a thorough evaluation because they improved overall quality of results (QoR) and turn-around time on Realtek's initial designs. CellMath's support for floating-point data types was also cited by Realtek as a reason for choosing Forte Design Systems as its HLS vendor.

"Forte's tools offer many important advantages to our design team, allowing us to reduce our floating point hardware design time and significantly improve time-to-market," notes Jessy Chen, Realtek's Vice President and spokesman. "We were impressed by Cynthesizer's capabilities, CellMath's support for floating-point data types, and Forte's extensive expertise in design with high-level synthesis."

Go to the Forte Design Systems, Inc. website to find additional information.

E-mail Forte Design Systems, Inc. for more information.

Read more about
Forte Design Systems, Inc.
Realtek Semiconductor Corp.

Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, ASIC synthesis, CellMath IP, intellectual property, cores, Forte Design Systems, Cynthesizer SystemC, Realtek Semiconductor, system-on-chip, SoC,
600/33767 5/5/2011 1370 194
Designer's Mall

Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
and receive news, article, whitepaper, and product updates bi-weekly.


Verification Contortions

Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Real Talk

Drilling Down on the Internet of Things

Ramesh Dewangan
VP Product Strategy
Real Intent, Inc.

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
DSP Design
Analog Design
Digital Design
Mixed-Signal Design
RF Design
EDA Tool Development

IC Packaging
PCB Design
RTOS Development
RTL Design
SystemC Design
SystemVerilog Design
Verilog Design
VHDL Design

Post a Job
Only $100 for 30 days

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts


Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.59375