Page loading . . .

  
 You are at: The item(s) you requested.Monday, September 01, 2014
Realtek Selects Forte's SystemC High-Level Synthesis, Floating-Point IP Software for SOC Design  
 Printer friendly
 E-Mail Item URL

May 5, 2011 -- Realtek Semiconductor Corp. has selected Forte Design Systems, Inc.s high-level synthesis (HLS) software and floating-point intellectual property (IP) for the design and development of system-on-chips (SOCs) for communications network, computer peripheral and multimedia applications.

Forte's Cynthesizer SystemC high-level synthesis software and CellMath were purchased after a thorough evaluation because they improved overall quality of results (QoR) and turn-around time on Realtek's initial designs. CellMath's support for floating-point data types was also cited by Realtek as a reason for choosing Forte Design Systems as its HLS vendor.

"Forte's tools offer many important advantages to our design team, allowing us to reduce our floating point hardware design time and significantly improve time-to-market," notes Jessy Chen, Realtek's Vice President and spokesman. "We were impressed by Cynthesizer's capabilities, CellMath's support for floating-point data types, and Forte's extensive expertise in design with high-level synthesis."

Go to the Forte Design Systems, Inc. website to find additional information.

E-mail Forte Design Systems, Inc. for more information.

Read more about
Forte Design Systems, Inc.
and
Realtek Semiconductor Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, ASIC synthesis, CellMath IP, intellectual property, cores, Forte Design Systems, Cynthesizer SystemC, Realtek Semiconductor, system-on-chip, SoC,
600/33767 5/5/2011 1087 124
Designer's Mall
Halloween countdown banner
0.453125



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Odd Parity

Summertime and the Leavin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.515625