Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Carbon Design Systems Performance, Power Analysis Tools Added to TSMC Reference Flow 12.0  
 Printer friendly
 E-Mail Item URL

June 6, 2011 -- Carbon Design Systems has announced that TSMC has added its SoC Designer Plus to TSMC Reference Flow 12.0 targeting TSMC's most advanced 28-nm process technology. These tools support performance and power analysis at the electronic system level (ESL) and register transfer level, while providing a platform for pre-silicon software development.

"We are pleased to introduce Carbon Design System's SoC Designer Plus to the TMSC Reference Flow 12, a critical component of our 28-nm design infrastructure," said Suk Lee, Director of Design Infrastructure Marketing at TSMC. "The Carbon tools will help our customers make the correct power and performance trade-offs, as well as develop and validate their software, early in the design flow, reducing design cycle time and creating more confidence before going into fabrication."

SoC Designer Plus enables users to create a complete virtual platform for:
  • Creating and simulating SOC systems representing all of the hardware and software components in the system.
  • Generating and characterizing performance and profile information in a realistic environment running real software.
  • Validating embedded software and firmware against the hardware models.
  • Dynamically swapping between behavioral (LT) and cycle accurate models.

Carbon Model Studio lets users compile RTL designs into high-speed cycle-accurate models that can be used to simulate implementation-accurate behavior for performance characterization and validate embedded software against final implementation.

Combining implementation-accurate models generated from Carbon Model Studio with analysis and profiling capabilities of SoC Designer Plus provides an accurate, system-level platform to characterize performance and power, two vital pieces needed to develop a chip. Understanding these factors early in the design cycle is critical for making the correct trade-offs in the design and architecture of an SoC. In addition, the same platform can be used to develop and validate the project's embedded software enabling the software team to get a head-start on their development.

Using Carbon's Swap & Play technology lets Carbon users develop software on a fast platform and then switch to cycle accuracy at any point when power or performance data is needed.

Carbon Design Systems will demonstrate the integration of SoC Designer Plus into TSMC Reference Flow 12.0 in Booth #1914 at the 48th Design Automation Conference (DAC) June 6-8 at the San Diego Convention Center in San Diego, Calif.

Go to the Carbon Design Systems, Inc. website to find additional information.

E-mail Carbon Design Systems, Inc. for more information.

Read more about
Carbon Design Systems, Inc.
and
TSMC (Taiwan Semiconductor Manufacturing Company)
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, electronic system level design, electronic system-level design, ESL, power analysis, power optimization, Carbon Design Systems, SoC Designer, TSMC (Taiwan Semiconductor Manufacturing Company), DAC2011,
600/34016 6/6/2011 571 87
Designer's Mall
4th Of July countdown banner
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4853516