Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Basics of SOC I/O Design-Part 1: The Building Blocks   Featured
Publication: EE Times Embedded
Contributor: Cypress Semiconductor Corp.
 Printer friendly
 E-Mail Item URL

June 13, 2011 -- The integration of analog with digital and the increase number of on-chip features in mixed-signal controllers demand more complex I/O structures. Though they are sometimes some of the most neglected features of a chip, I/O (Input/ Output pins) can represent a great deal of functionality in a SOC (system-on-chip).

The I/O structure in today's SOCs is so feature-rich that a full understanding of their capabilities is important to understanding how to do more effective system design, and achieving greater value from the SOC.

In this two part article, we will discuss the following:
  • Basic understanding of the structure of an I/O block in any digital device.
  • Different specifications of pin, which need to be understood, while selecting the device for application.
  • Different variants of configurations of I/O block which need to be used for different application requirements.
  • Choosing the particular configuration that will achieve both reduced BoM cost and improved system performance.

By Kannan Sadasivam and Sachin Gupta. (Gupta is a senior applications engineer at Cypress Semiconductor Corp. and Sadasivam is a staff applications engineer with Cypress Semiconductor.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Embedded website.

Read more about
Cypress Semiconductor Corp.
on SOCcentral.com

Keywords: embedded system design, embedded systems, computer system design, general-purpose computers, I/O, input/output, system-on-chip, SoC, EE Times Embedded, Cypress Semiconductor, Kannan Sadasivam, Sachin Gupta,
599/34124 6/13/2011 1408 137


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25