Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
Accellera and Open SystemC Initiative Announce Plans to Unite   Featured
 Printer friendly
 E-Mail Item URL

June 22, 2011 -- Accellera and the Open SystemC Initiative (OSCI) have signed a memorandum of understanding outlining a plan to form a single organization. The new organization will leverage the complementary efforts of both groups to create more comprehensive standards to benefit the worldwide electronic design community, and facilitate efficient collaboration among its members.

"Our new organization will leverage the excellent work of our technical committees to provide a bigger benefit to the electronics industry," said Shishpal Rawat, Accellera chair. "By forming a combined organization, we will be able to accelerate development of system-level standards that will move electronic design productivity to the next level."

System, software and semiconductor design activities are converging to meet the increasing challenges to create complex system-on-chips (SOCs). This convergence has brought to the forefront the need for a single organization to facilitate the creation of system-level standards and semiconductor design, and verification standards. The relationship between OSCI's TLM-2.0 SystemC Transaction Level Modeling standard and Accellera's Universal Verification Methodology (UVM) standard exemplifies the synergy that exists between the two organizations.

The new organization is expected to be in place by the end of the year with a unified set of policies and procedures. Until then, ongoing standards development activities will continue in both organizations.

Go to the Accellera website to find additional information.

Read more about
Accellera
and
Open SystemC Initiative (OSCI)
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, SystemC, Accellera, Open SystemC Initiative (OSCI),
600/34134 6/23/2011 556 109


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375