| Asahi Kasei Microdevices Selects Helic's Tools for Advanced RF and Analog Mixed-Signal Design Flow | | |
July 7, 2011 -- Helic SA and Asahi Kasei Microdevices have announced that Asahi Kasei Microdevices, a provider of RF and mixed-signal IC's for consumer, automotive and communications applications has selected Helic's VeloceRF and VeloceRaptor/X to be part of its advanced RF and analog mixed-signal design flow.
Helic's VeloceRF features a PCell synthesis engine that generates DRC and DFM-correct inductor layouts according to designer specifications. Moreover, VeloceRF brings a complete solution for achieving an optimal floorplan, enabling silicon-area reduction by optimizing inductor sizes and device clearance. The tool assists de-risking of the design from electromagnetic effects by allowing the incorporation of mutual inductance and EM-coupling parasitics in post-layout simulation. VeloceRaptor/X is an RLCK modeling tool with capacity and speed suitable for integrated passives such as transmission lines, interconnects, digital high-speed lines, spiral inductive devices and metal-insulator-metal (MIM) capacitors.
"We were looking for solutions to meet our critical need for complex spiral inductor design and accurate modeling," said Toshikazu Suzuki, LSI Design & Development Center General Manager at Asahi Kasei Microdevices. "The advanced inductor synthesis capabilities and accurancy of VeloceRF perfectly matched our requirements. Moreover, the Pcell flexibility as well as the fast and accurate modeling of coupling parasitics enable us to reduce the size of our layouts and come up with compact, optimized floor plans. VeloceRaptor/X's ease-of-use and unparalleled modeling capacity makes it an ideal solution for extracting RLCK parasitics from complex layouts featuring custom devices, t-line networks and power grids."
Go to the Helic SA website to find additional information.
| E-mail Helic SA for more information.
Read more about
Helic SA
on SOCcentral.com |
| Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, RF design, mixed signal design, mixed-signal design, design rule checking, design rule checkers, DRC, design for manufacturing, design-for-manufacturing, DFM, Helic, VeloceRF, VeloceRaptor/X,
| | 600/34215 7/8/2011 438 75 | |
|
|
|
| | 0.359375 |
|
|
| Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054 | |
|
| | |
|
|
Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.
|
|
|
Exec Viewpoint
Maximizing the Value of Your Internal IP
Warren Savage
CEO, IPextreme
|
|
Exec Viewpoint
Yes, Virginia,
There Is a
Stitch-and-Ship
Dave Johnson
VP of Sales
Breker Verification
|
|
|
|
Barbara's Bytes
So, Just What
Is ESL
Barbara Tuck
Senior Editor,
SOCcentral
|
|
|
|
|
|
|
|
| Design Center |
| Whitepapers & App Notes |
|
|
|
|
|
| Live and Archived Webcasts |
|
|
|
|
|
| Newsletters |
|
|
|
|
|
|
About SOCcentral.com
Sponsorship/Advertising Information
|
|
|
