Page loading . . .

  
 You are at: The item(s) you requested.Sunday, October 26, 2014
Cadence Acquires Azuro  
 Printer friendly
 E-Mail Item URL

July 12, 2011 -- Cadence Design Systems, Inc. today announced it has acquired Azuro, Inc.. Azuro offers clock-concurrent optimization technology, also known as ccopt, which delivers capabilities for designers faced with increasing performance, power and area challenges.

Specifically, ccopt technology has delivered significant quality of silicon (QoS) on high-speed processor designs in the areas of:
  • Power (clock tree power reduction up to 30% and total power improvements of up to 10%).
  • Performance (improvements of up to 100MHz for a GHz design).
  • Area (clock tree area reduction up to 30%).

The acquisition was completed July 11, 2011, and is not expected to have a material effect on the Cadence's results of operation for fiscal 2011. Terms of the acquisition were not disclosed. All key management, technical and key field applications personnel will transition to Cadence.

The Azuro ccopt technology is experiencing rapid adoption by designers implementing high-speed embedded processors and complex SOCs. The technology uniquely integrates and merges core steps in the flow including timing-driven placement, useful-skew clock tree synthesis, incremental physical optimization, physical clock gating, and post-clock tree optimization.

"Azuro has invented a truly disruptive technology that goes far beyond traditional, multi-step and iterative digital implementation flows and provides significant advantages for both today's complex silicon and SOC designs, as well as advanced-node, next-generation SOCs," said Chi-Ping Hsu, Senior Vice President, R&D, Silicon Realization Group at Cadence.

"Realizing the growing challenges of increasingly complex SOCs, Azuro pioneered a fundamentally new approach to digital implementation that took into account the critical role of clocks in achieving power, performance, and area specs," said Paul Cunningham, co-founder and CEO of Azuro. "Cadence has been aggressively advancing its digital implementation solution and shares our view of the innovation that is required to continue to help realize the next generation of design."

Cadence will offer the Azuro ccopt technology immediately as an upgrade add-on for Cadence EDI customers.

Go to the Cadence Design Systems, Inc. website to find additional information.

Read more about
Cadence Design Systems, Inc.
and
Azuro, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, timing analysis, timing optimization, timing closure, power analysis, power optimization, clocks, clocking, clock tree synthesis, CTS, place and route, place-and-route, placement and routing, Cadence Design Systems, Azuro,
600/34246 7/12/2011 867 125
Designer's Mall
Halloween countdown banner
0.4530029



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.5150146