Page loading . . .

  
 You are at: The item(s) you requested.Monday, May 20, 2013
Mentor Graphics Releases Pyxis Custom IC Design Platform  
 Printer friendly
 E-Mail Item URL

July 25, 2011 -- Mentor Graphics Corp. today announced that the Pyxis Custom IC Design Platform is available immediately, delivering new functionality and increased productivity through advances in concurrent design and automated custom-IC-routing technology. The Pyxis Custom IC Design Platform is a step-function improvement to current custom IC design and verification tools by addressing their most serious shortcomings.

Four key capabilities contribute to the advances in custom IC design quality of results and productivity:

  • Concurrent design - Allows multiple designers, on the same local network, to work simultaneously on the same database to accelerate final chip assembly and DRC fixing.
  • The Pyxis Custom Router - Automated analog and mixed-signal routing at the transistor, cell, block and chip levels that tackles hierarchical constraint propagation throughout the design with both global routing for congestion mitigation and detailed routing for rich net-by-net constraint application, as well as tight integration with 2.5D-interconnect parasitic extraction for support of advanced process technologies.
  • The Calibre RealTime interface - Sign-off quality DRC using standard Calibre decks that allow dynamic design rule checking during editing.
  • Support of industry standards - The Pyxis Custom IC Design Platform supports the interchange of design data via OpenAccess.

    "In our first experience with the Pyxis custom router, a section of IP that would have normally taken a week to route was finished in a few minutes and also saved one-third of the space in layout," said Heiner Stockmanns, Director of Engineering, Marvell. "With the Pyxis custom router, we realized for the first time the huge advantage of being able to iterate more, allowing us to deliver a better design while saving time."

    About the Pyxis Custom Design Platform

    The Pyxis Custom Design Platform is tuned for analog/ mixed-signal (AMS) and custom digital designs so that extensive customization is not required. The platform is also tightly integrated with industry leading tools: the Mentor family of AMS simulators and AMS verification solutions, including the Eldo Classic, Eldo Premier and Questa ADMS tools, and the Calibre physical verification and DFM platform. The Pyxis Custom Design Platform includes design data management, design capture, simulation control, results visualization, layout editor with floorplanning, concurrent editing and a custom router. These tools are easy to learn and use, and also provide advance functionality for advanced users. Mentor is fully committed to support industry standards as they apply to the custom design space. Today, the support for these standards includes OpenAccess, iPDK, EDIF, LEF/DEF, etc.

    Availability

    The Pyxis Custom IC Design Platform is available immediately.

    Go to the Mentor Graphics Corp. website to find additional information.

  • Read more about
    Mentor Graphics Corp.
    on SOCcentral.com


    Keywords: ASICs, ASIC design, custom IC design, EDA, EDA tools, electronic design automation, Mentor Graphics Pyxis Custom Design Platform,
    600/34348 7/25/2011 665 94


    Designer's Mall
    0.390625



    Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
     Search site for:
        Search Options

    Subscribe to SOCcentral's
    SOC Explorer
    Newsletter
    and receive news, article, whitepaper, and product updates bi-weekly.

    Exec Viewpoint

    Maximizing the Value of Your Internal IP


    Warren Savage
    CEO, IPextreme

    Exec Viewpoint

    Yes, Virginia,
    There Is a
    Stitch-and-Ship


    Dave Johnson
    VP of Sales
    Breker Verification

    Odd Parity

    Lets' Go On
    with the Show!


    Mike Donlin
    The Write Solution

    Odd Parity Archive

    Barbara's Bytes

    So, Just What
    Is ESL


    Barbara Tuck
    Senior Editor,
    SOCcentral

    SOCcentral Job Search

    SOC Design
    ASIC Design
    ASIC Verification
    FPGA Design
    CPLD Design
    PCB Design
    DSP Design
    RTOS Development
    Digital Design

    Analog Design
    Mixed-Signal Design
    DFT
    DFM
    IC Packaging
    VHDL
    Verilog
    SystemC
    SystemVerilog

    Special Topics/Feature Articles
    3D Integrated Circuits
    Analog & Mixed-Signal Design
    Design for Manufacturing
    Design for Test
    DSP in ASICs & FPGAs
    ESL Design
    Floorplanning & Layout
    Formal Verification/OVM/UVM/VMM
    Logic & Physical Synthesis
    Low-Power Design
    MEMS
    On-Chip Interconnect
    Selecting & Integrating IP
    Signal Integrity
    SystemC
    SystemVerilog
    Timing Analysis & Closure
    Transaction Level Modeling (TLM)
    Verilog
    VHDL
     
    Design Center
    Whitepapers & App Notes
    Live and Archived Webcasts
    Newsletters


    About SOCcentral.com

    Sponsorship/Advertising Information

    The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
    News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
    Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
    1  0.484375