Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
Faraday Accelerates Development of SOCs with Model-Based Design  
 Printer friendly
 E-Mail Item URL

August 29, 2011 -- Faraday Technology Corp. has used MathWorks, Inc.'s Model-Based Design to accelerate the development of SOCs, including development of its NAND Flash Controller error correcting code (ECC) engine. MATLAB and Simulink products have helped Faraday accelerate development of more efficient designs by completing system-level simulations 200 times faster, increasing throughput performance by 15%, and cutting gate count by up to 57%.

Faraday adopted Model-Based Design to accelerate SIP (system-in-package) development, explore system-level design alternatives, and improve communication among engineers. This design approach has helped reduce gate count, and shorten the development cycle for memory controllers and other modules, and, as a result, differentiate itself through lower cost to its customers.

"Model-Based Design provided an efficient and cost-effective way to improve silicon intellectual property development by enabling us to rapidly identify the best design configurations and get products to market faster," said Ken Chen, ESL Methodology Manager at Faraday. "The Simulink environment is ideal for integrating, simulating, and exploring design architectures. The simulations are up to 200 times faster than RTL simulations, and Simulink models can be easily converted to HDL code for FPGA prototyping."

Faraday engineers used MATLAB, Simulink, and Stateflow to model and simulate their system-level designs, and used Simulink Coder and Simulink HDL Coder to automatically generate code from their models. This workflow enabled Faraday engineers shorten the design process as they moved from architecture design to hardware and software implementation. Faraday has used Model-Based Design for DDR and flash controller projects and delivered the SIP designs on schedule. The engineering team is now focused on further accelerating development by reusing and adapting their existing models on new projects.

"As integrated circuit manufacturers continue to rely on SIP providers for SOC and ASIC components, SIP engineers need the ability to rapidly deliver designs that meet their customers' requirements," said Ken Karnofsky, senior strategist for signal processing applications, MathWorks. "Faraday's use of MATLAB and Simulink showcases the effective use of Model-Based Design to accelerate development, reduce costs, and simplify the integration of SIP modules into SOC designs."

Go to the MathWorks, Inc. website to find additional information.

Read more about
MathWorks, Inc.
and
Faraday Technology Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, prototyping, simulation, electronic system level design, electronic system-level design, ESL, models, modeling, MathWorks, MATLAB, Simulink, Stateflow, system-in-package, SiP, Faraday Technology,
600/34508 8/29/2011 582 75


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375