SOCcentral: Kawasaki Microelectronics Licenses SNAP to Design Next-Generation, High-Volume Networking Chips (Sonics, Inc. 34529)

You are at: The item(s) you requested.

Wednesday, June 19, 2013

Kawasaki Microelectronics Licenses SNAP to Design Next-Generation, High-Volume Networking Chips

Printer friendly

E-Mail Item URL

August 30, 2011-- Sonics, Inc. today announced that K-micro (Kawasaki Microelectronics, Inc.) has licensed the company's SNAP (Sonics Network for AMBA Protocol) solution to help advance its position in the PON (passive optical network), XGPON1 and 10G EPON markets. SNAP is ideally suited for networking and communications designs that require rapid time-to-market cycles and increased efficiencies for cost-sensitive applications, including next-generation PON markets.

With SNAP, Sonics offers the design community an easy-to-use turnkey environment that dramatically accelerates the IP evaluation process and streamlines on-chip complexities across the network in even the most advanced SoCs.

"SNAP has a clear advantage over other commercial solutions we considered and was able to rapidly offer an easy-to-use design methodology that ensured we could get to market quickly and on budget," said Kyoichi Kissei, Executive Vice President for K-micro. "Sonics provided the highest ROI overall of any on-chip network we reviewed, and with SNAP's low-risk platform, helped us design a high-performance, cost-efficient ASIC to maintain our networking leadership."

Go to the Sonics, Inc. website to find additional information.

E-mail Sonics, Inc. for more information.

Read more about
Sonics, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, on-chip interconnect, network-on-chip, NoC, Sonics, SNAP,

600/34529 8/30/2011 507 88

Designer's Mall

$4th Of July countdown banner$

0.421875

Search site for:
Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction

David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification

Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP

Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy

Mike Donlin
The Write Solution
Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?

Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search
SOC Design ASIC Design ASIC Verification FPGA Design CPLD Design PCB Design DSP Design RTOS Development Digital Design	Analog Design Mixed-Signal Design DFT DFM IC Packaging VHDL Verilog SystemC SystemVerilog