Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Mentor Graphics and TSMC Address Advanced Node Fill Requirements Using Calibre SmartFill  
 Printer friendly
 E-Mail Item URL

September 14, 2011 -- Mentor Graphics Corp. today announced a collaboration with TSMC to support SmartFill functionality in the Calibre YieldEnhancer product for TSMC's manufacturing processes starting at 65nm. The analysis and automatic filling capabilities of the SmartFill solution let designers achieve IC-fill constraints with minimal impact on circuit performance in a single pass without manual customization or modification.

"We have worked closely with Mentor to create an effective fill solution for advanced nodes. SmartFill is designed to handle the new fill requirements of our most advanced process technologies," said Suk Lee, director of Design Infrastructure Marketing at TSMC. "Our collaboration with Mentor cell-based fill is particularly important because it makes writing advanced-node fill decks easier, while reducing run-time and output file size by placing cells rather than individual polygons on multiple layers."

New capabilities for advanced fill requirements

SmartFill integrates the full range of the Calibre analysis engines into the fill process to achieve fully optimized fill without manual iterations. It provides advanced capabilities such as multi-layer fill shapes and the ability to add fill cells, which are automatically inserted into a layout based on analysis of the design.

SmartFill uses continuous, multi-dimensional functions in place of linear pass-fail conditions, enabling finer resolution of complex fill algorithms that cannot be performed with single-dimensional design rules alone. This lets designers optimize for multiple factors such as density and perimeter.

Because SmartFill employs standard Calibre interfaces, it fits seamlessly into the user's existing design environment. It supports timing-aware fill with back annotation of fill shapes into all industry-leading design databases to enable final timing verification. It also allows designers provide a list of critical nets that receive special treatment during the fill procedure.

"The sophistication of filling strategies has increased dramatically over the last couple of nodes due to the increasing complexity in both manufacturing and design aspects impacted by fill," said Joseph Sawicki, Vice President and General Manager of the Design-to-Silicon division at Mentor Graphics. "SmartFill provides designers with a solution that allows them to generate fill that has been optimized to their specific design and cycle time needs, while still achieving TSMC's advanced fill requirements."

Go to the Mentor Graphics Corp. website to find additional information.

Read more about
Mentor Graphics Corp.
and
TSMC (Taiwan Semiconductor Manufacturing Company)
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, design for manufacturing, design-for-manufacturing, DFM, design for yield, design-for-yield, DFY, Mentor Graphics, SmartFill, Calibre YieldEnhancer, TSMC (Taiwan Semiconductor Manufacturing Company)
600/34626 9/15/2011 485 76
Designer's Mall
4th Of July countdown banner
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375