Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
Cycleo and NRFLAb Join Forces on RF Test and Wireless IP  
 Printer friendly
 E-Mail Item URL

September 27, 2011 -- Cycleo and NRFLAb today announced their partnership to ensure wireless IP testability and manufacturability. With this partnership, wireless and RF developers have access to a unique combination of wireless IP and RF test expertise to secure and speed their RF chip bring-up and characterization.

"Ensuring wireless IP testability, characterization and manufacturability is a key aspect in today's time to market challenge," said François Hede, Chief Executive Officer of Cycleo, "Most of the test-related challenges coming from an innovative IP are overcome in days instead of months when they are addressed by a team of experts with deep knowledge of our IP."

About NRFLab

NRFLab is an independent radio frequency (RF) measurement laboratory located in Sophia-Antipolis, France. It provides advanced RF measurements to support RF integration on board level and all the way to production testing. The company's objective is to deliver confidential, quick, reliable and reusable measurements that can instantly show a complete status of a product. Alone or with its partners, NRFLab provides optimized solutions in multiple area such as PCB board, software, system or design aimed to improve product performances, decrease validation time, reduce production tester time and increase the yield.

Go to the Cycleo website to find additional information.

E-mail Cycleo for more information.

Read more about
Cycleo
on SOCcentral.com


Keywords: ASICs, ASIC design, RF design, wireless, IP, intellectual property, cores, design for manufacturing, design-for-manufacturing, DFM, design for test, design-for-test, DFT, Cycleo, NRFLAb,
600/34739 9/28/2011 597 70


Designer's Mall
0.4375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.53125