Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 26, 2013
3D ICs with TSVs: Design Challenges and Requirements  
Company: Cadence Design Systems, Inc.
 Printer friendly
 E-Mail Item URL

As demands accelerate for increasing density, higher bandwidths, and lower power, many IC design teams are looking up 3D ICs with through-silicon vias (TSVs). 3D ICs promise "more than Moore" integration by packing a great deal of functionality into small form factors, while improving performance and reducing costs. 3D IC packages may accommodate multiple heterogeneous die — such as logic, memory, analog, RF, and micro-electrical mechanical systems (MEMS) — at different process nodes, such as 28nm for high-speed logic and 130nm for analog.

This provides an alternative to system-on-chip (SoC) integration, potentially postponing an expensive move to a new process node for all of the functionality developers want to place in a single package. 3D ICs with TSVs are expected to have a broad impact in areas such as networking, graphics, mobile communications, and computing, especially for applications that require ultra-light, small, low-power devices. Specific application areas include multi-core CPUs, GPUs, packet buffers/ routers, smart phones, tablets, netbooks, cameras, DVD players, and set-top boxes. While there is great interest in this emerging technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is still in flux, and design, verification and test challenges need to be resolved.

This paper presents a brief overview of 3D IC technology, and then discusses design challenges, ecosystem requirements, and needed solutions. While various kinds of multi-die packages have been available for many years, this paper focuses on Silicon Realization of stacked die with TSVs, particularly those where different types of die are stacked (such as logic, memory, analog, digital, or RF). From a design standpoint, the good news is that extensive retooling is not needed for 3D ICs. There is no need to acquire a new "3D" design system. There are also no apparent showstoppers in process technology. However, new capabilities are needed in such areas as architectural analysis, floorplanning, place and route, thermal analysis, timing, signal integrity, IC/package co-design, and test. Some of these capabilities are available today, and others are under development.

Access the entire document on the Cadence Design Systems, Inc. website.

Read more about
Cadence Design Systems, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, custom IC design, 3D ICs, 3D chips, stacked ICs, packages, packaging, through-silicon vias, TSV, Cadence Design Systems,
205/34778 9/30/2011 1672 126
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.2651367



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.3588867