Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
NVIDIA's Chris Malachowsky to Answer "Watts Next…" at CEDA Luncheon During ICCAD  
 Printer friendly
 E-Mail Item URL

October 31, 2011 -- Chris Malachowsky, NVIDIA Fellow and Senior Vice President of Research, will define "Watts Next…" during a luncheon hosted by the Council on Electronic Design Automation (CEDA).

His talk, to be held Tuesday, November 8, at during the International Conference on Computer-Aided Design (ICCAD) in San Jose, Calif., is open to all full ICCAD conference and Tuesday conference-only registrants.

Malachowsky co-founded NVIDIA in 1993 and has more than 30 years of industry experience. He currently is responsible for NVIDIA's research organization chartered with developing strategic technologies that will help drive the company's future growth and success.

In his presentation, he will explain why making the most economical and efficient use of power for a processor is essential. He will discuss power efficiency as it applies across NVIDIA's broad range of processor offerings from supercomputers to cell phones.

Malachowky has been instrumental in managing, defining and driving NVIDIA's core technologies as it has grown from a startup to the global leader in visual and parallel computing. As an executive at NVIDIA, his roles have been diverse, heading numerous functions, including IT, operations, and all facets of its product engineering.

Previously, Malachowsky held engineering and technical leadership positions at HP and Sun Microsystems. A recognized authority on integrated-circuit design and methodology, he has authored close to 40 patents.

Go to the Council on Electronic Design Automation (CEDA) website for details.

Read more about
Council on Electronic Design Automation (CEDA)
and
NVIDIA Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, power analysis, power optimization, low power design, low-power design, NVIDIA, Council on Electronic Design Automation (CEDA),
600/35089 10/31/2011 646 73


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875