Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
Adapteva Uses Magma's RTL-to-GDSII Flow to Tape Out a 28-nm 64-Core Microprocessor  
 Printer friendly
 E-Mail Item URL

November 10, 2011 -- Magma Design Automation, Inc. today announced that Adapteva, Inc. used Magma software to tape out the Epiphany-IV 64-core microprocessor array IC targeted to GlobalFoundries' 28-nm SLP process.

By leveraging Magma's Talus, Hydra and Titan digital- and analog-IC-design solutions and the Quartz DRC/ LVS physical verification tool with newly qualified runsets for the 28-nm SLP process, Adapteva was able to deliver the highest energy efficiency of any floating point processor array solution to date, with ground-breaking performance of 70GFLOPS/W.

The Magma flow is well-suited to the unique design and architectural challenges of the Epiphany-IV. This device includes tiled, high-performance floating-point processing cores with a unique and scalable floorplan architecture that is optimized for dense flip-chip package configurations such as extreme-performance applications with minimal footprint requirements.

Hydra, Magma's multi-level, hierarchical design-planning solution provided fast and accurate floorplanning capabilities allowing Adapteva to densely pack multiple processor arrays. It also provided the fast and early feedback needed to meet power and package requirements. With Hydra's comprehensive repeated block and semi- and fully-abutted planning support, Adapteva was able to experiment with a number of array configurations to achieve maximum performance and minimum area. Hydra also provided powerful 45° RDL routing capabilities ensuring maximum flip-chip package density.

The Talus netlist-to-GDSII platform provided Adapteva with the flexibility to explore many different architectures. This convergent design flow also gave the designers additional confidence that early placement, timing, area, and power metrics would be met in the later phases of the design flow. This let the design team focus on adding value to the product rather than expending time and effort on design-flow considerations.

Talus' multi-mode multi-corner capabilities and full-flow optimization with full AOCV support minimized margins enabling Adapteva to deliver a design with the smallest footprint and the highest performance.

The Talus Flow Manager, optimized for the GlobalFoundries' 28-nm SLP process, provided invaluable feedback and analysis during the architecture and configuration exploration stages. Magma's experience in implementing the GlobalFoundries 28-nm SLP sign-off reference flow also helped to accelerate the flow set up and optimization.

Go to the Magma Design Automation, Inc. website to find additional information.

E-mail Magma Design Automation, Inc. for more information.

Read more about
Magma Design Automation, Inc.
and
Adapteva, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, microprocessors, MPUs, multicore processors, multi-core processors, Magma Design Automation, Hydra, Talus netlist-to-GDSII platform, Adapteva, Epiphany-IV,
600/35786 11/10/2011 415 79


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375