Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Exar Selects Magma's Tekton and QCP to Accelerate Sign-Off of 40-nm SOCs  
 Printer friendly
 E-Mail Item URL

November 21, 2011 -- Magma Design Automation, Inc. today announced that Exar Corp. has adopted the Tekton static timing analysis and QCP extraction software to accelerate sign-off and engineering change order (ECO) flows for 40-nanometer systems on a chip (SOCs).

Exar selected the Magma solution after an extensive evaluation in which Tekton and QCP were shown to efficiently perform multi-mode multi-corner analysis and extraction, to deliver 5X faster runtime than traditional tools, and to provide sign-off quality results. Exar is now leveraging the Magma solution to shorten development cycles and accelerate shipment of next-generation devices to customers to meet dynamic market requirements

"Our migration to smaller process geometries (40nm and below) requires an exceptional timing-analysis platform that yields rapid and accurate results over an ever increasing number of timing scenarios," said George Apostol, Executive Vice President of Engineering and Operations, and Chief Technical Officer at Exar. "Enabling analysis of multiple timing modes simultaneously, Magma's Tekton and QCP with a multi-threaded capability for full-chip extraction gives us world-class performance to greatly shorten our time to tape-out schedules."

Tekton performs extremely fast, multi-scenario analysis on a single machine and provides the accuracy of existing sign-off solutions. Over a variety of designs with up to 50 scenarios and design sizes up to 30M instances, Tekton performed timing analysis, with OCV and crosstalk enabled, in less than one hour on a single machine.

QCP provides near-linear scalability on multi-processor machines as well as highly efficient distributed processing to handle increasing design sizes and the exploding number of corner scenarios at 40nm and below. It lets designers process large numbers of corners in a single extraction run, with a minimal increase in run-time over single-corner extraction. With a combination of sign-off-quality extraction and the fastest run-times, QCP offers both maximum efficiency in timing closure and confidence in design integrity.

Go to the Magma Design Automation, Inc. website to find additional information.

E-mail Magma Design Automation, Inc. for more information.

Read more about
Magma Design Automation, Inc.
and
Exar Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, static timing analysis, timing analysis, timing optimization, timing closure, parasitics, parasitic extraction, Magma Design Automation, Tekton, QCP, Exar,
600/36122 11/21/2011 436 74
Designer's Mall
4th Of July countdown banner
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.515625