Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, June 18, 2013
Magma's Titan Delivers Higher Quality and Faster Design Convergence for Analog IP  
 Printer friendly
 E-Mail Item URL

November 28, 2011 -- Magma Design Automation, Inc. today announced the availability of a new release of the Titan Analog/ Mixed-Signal (Titan AMS) Design Platform.

With patent-pending analog-design technology, Titan provides a FlexCell-to-GDSII analog/ mixed-signal (AMS) flow that organically integrates both electrical design and physical design into one unified design methodology. This paradigm-shifting, electrical-physical co-design flow ranges from front-end design such as schematics to circuit optimization in Titan Analog Design Accelerator (Titan ADX) to back-end design such as placement and routing in Titan Analog Virtual Prototyper (Titan AVP) and Titan Shape-Based Router (Titan SBR). Leveraging tight integration through a unified database and enhanced algorithms Titan further accelerates AMS design and reuse.

This new Titan release supports Magma's Silicon One initiative by providing faster design convergence, larger capacity and highly automated design flows that address the increasing size, complexity, and shortened development cycles, of today's AMS designs. Key enhancements include updates to foundry partner AMS reference flows, more efficient legacy data format support through native OpenAccess (OA) support, embedding Magma's super-fast FineSim Spice circuit simulation for faster and more efficient process modeling, the addition of several new advanced FlexCells that serve as process-independent analog building blocks, support of higher frequency transistor characteristics for RF design, increased capacity to simultaneously handle hundreds of multi-corner scenarios, parallel optimization through distributed implementation for faster runtime and better quality-of-results (QoR), and tight integration with Magma's digital implementation tool Talus for more efficient top-level routing and chip finishing. Titan's enhanced co-design flow has proven its value for early adopters who have experienced 2X improvement in design productivity while achieving better results.

"As evidenced by initial successes by Panasonic, iWatt and Exar as well as recent achievements by Fujitsu and other users, Titan is experiencing very rapid adoption for a wide variety of analog designs being manufactured in process nodes ranging from 180 to 28nanometer and below," said Anirudh Devgan, General Manager of Magma's Custom Design Business Unit.

About Titan AMS Design Platform

At the heart of the Titan AMS Design Platform is an advanced analog-design-acceleration technology that consists of Magma's proprietary FlexCell-based circuit optimization, analog virtual prototyping, floorplanning and placement, and constraint-driven shape-based routing. Complementary to this acceleration technology, Titan also provides a comprehensive AMS design environment that includes the Schematic Editor (SE), Analog Simulation Environment (ASE) with FineSim, Schematic-Driven Layout (SDL), Layout Editor (LE) and Physical Validation (PV).
  • Titan ADX and FlexCells - Magma's Titan ADX and FlexCell models greatly improve productivity, accelerating the creation of new analog IP and simplifying analog IP reuse. A FlexCell represents a circuit in a mathematical, parameterized model format that includes circuit topology, functionality and physical information such as resistance and capacitance. Because they are process independent, modular and reusable, FlexCells can be easily targeted to new process technologies and optimized for different design specifications. After optimization, Titan ADX outputs a schematic with a netlist that meets the design specifications across multiple process, voltage and temperature (PVT) corners. FlexCell models include testbenches, allowing further validation of the netlist using Magma's FineSim SPICE simulator.
  • Titan AVP and Titan SBR - Magma's Titan AVP and Titan SBR take the Titan ADX optimized design (netlist) and automatically place and route it to meet design specifications and constraints. Titan AVP takes hybrid placement in area/ row/ stack-based requirements into consideration and supports a wide variety of constraints for pins, devices, cells and blocks to achieve optimal global placement results. Titan SBR is architecture-friendly, easily extending support for any new routing topology and constraints. Its high-quality routing includes detailed RC matching, river route, differential pair with 45° twisted tri-bit routing, bus routing with shielding, double-cut via for high reliability, and balanced-skew clock tree routing. Titan SBR is also widely used with Magma's digital implementation tool Talus for top-level routing and chip finishing.

Availability

The Titan AMS Design Platform version 2011.11 is available now.

Go to the Magma Design Automation, Inc. website to find additional information.

E-mail Magma Design Automation, Inc. for more information.

Read more about
Magma Design Automation, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, analog design, mixed signal design, mixed-signal design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, Magma Design Automation, Titan,
600/36251 11/28/2011 615 78
Designer's Mall
4th Of July countdown banner
0.421875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4838867