Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
CoFluent Design  
Address: 24 rue Jean Duplessis
              le Chesnay 78150 FRANCE
Phone: 33 139 438 242
Email: info@cofluentdesign.com
Website: www.cofluentdesign.com


CoFluent Design provides system-level modeling and simulation to accelerate innovation in embedded devices. CoFluent products are used throughout the product development lifecycle for: Capturing with low efforts the design intent in reusable models mixing new features and legacy, allowing early patent application; finding the optimal architecture and power efficiency through design space exploration free of the full HW/SW code; and defining use case scenarios for validating the real-time behavior, predicting performance and generating test cases for implementation.

CoFluent Studio is a visual model-driven development (MDD) solution for use-cases modeling and executable specifications that enables early architecture exploration and performance analysis of complex hardware/ software systems through a unique mapping technology. It goes beyond documents and spreadsheets and delivers explicit and dynamic system specifications covering behavioral, architectural, timing and performance parameters: power, memory, cost, loads.

SOCcentral Feature Articles

The Real Challenge of System-Level Design

2/1/2005

Articles Online

Embedded System Virtualization for Executable Specifications and Use Case Modeling

1/26/2010

A Look Inside Electronic System Level (ESL) Design

3/26/2004

Tutorials, White Papers, etc.

The MCSE Methodology Overview

News

CoFluent Design and DOCEA Power Collaborate to Accelerate Power Exploration for Systems Optimization

6/11/2010

CoFluent Design Adds Embedded C Code Generation to Its UML and systemC-Based Modeling and Simulation Toolset

6/1/2010

CoFluent Design Joins the Mathworks Connections Program

4/19/2010

CoFluent Design and No Magic Deliver Industrial-Grade UML-to-SystemC Solution for Multicore System Simulation

2/17/2010

Cofluent Design Closes Modeling Gap for Virtual Platforms

7/20/2009

Siemens Uses Cofluent Design to Create Models for Virtual Platform Simulation

7/20/2009

CoFluent Design Announces Eclipse-Based Graphical ESL Modeling and Simulation Framework

5/27/2008

Sensata Selects Cofluent Studio for Performance Modeling and Architectural Analysis

5/19/2008

CoFluent Studio Adds Advanced Modeling Capabilities for Telecommunications and Networking Systems

3/6/2008

CoFluent Design Announces Version 2.1 of CoFluent Studio

5/21/2007

CoFluent Studio Selected for the CIM PACA Collaborative Microelectronics Platform

4/24/2007

CoFluent Design Opens U.S. Operations

4/12/2007

CoFluent Design Closes $2.6 Million in Its First Round of Funding

2/19/2007

CoFluent Studio Accelerates Exploration of Digital Multimedia SoC Architectures Based on Sonics SMART Interconnects

7/21/2006

CoFluent Design Expands Sales in the US and Israel

7/13/2006

CoFluent Design Ships New Flavors of its ESL Design Toolset

9/8/2004


Go directly to CoFluent Design for more company and product information.

Keywords: CoFluent Design, EDA, Virtualization & Behavioral-Level Design (ESL), Algorithmic Design Entry & Analysis (ESL),
206/3647 11/1/2003 9285 964
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.5625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.65625