Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
Synopsys Collaborates with Sigrity to Accelerate Signal-Integrity Analysis  
 Printer friendly
 E-Mail Item URL

January 25, 2012 -- Synopsys, Inc. and Sigrity, Inc. today unveiled an enhanced solution that accelerates signal-integrity simulation of high-speed systems. In the latest release of the HSpice circuit simulator, Synopsys has employed in-memory communication to deliver deeper integration with Sigrity's signal-integrity analysis offerings. In addition, the HSpice 2011.09 release provides enhanced multicore simulation performance, improved accuracy in statistical eye-diagram analysis, and new multicore enabled S-parameter and W-element analysis. The combined Synopsys and Sigrity solution offers up to 3X faster simulation of signal- and power-integrity analysis of multi-gigahertz designs.

Sigrity's solutions are widely used with HSpice for signal- integrity, power-integrity and electromagnetic-interference analysis of high-speed boards, packages and integrated circuits. Sigrity tools generate interconnect models in either a traditional format or in Sigrity's Broadband Network Parameter (BNP) format, which contains richer frequency domain data in a compact format. HSpice 2011.09 has been enhanced to support the BNP format using an API that facilitates direct in-memory communication between HSpice and Sigrity's electromagnetic solver, improving simulation throughput, accuracy and convergence.

"Many Sigrity customers have made major investments in HSpice over the years and rely on it as a trusted gold-standard of circuit simulation," said Raymond Y. Chen, Senior Vice President of Sigrity. "Sigrity has pioneered several application-specific electromagnetic-analysis solutions integrated with HSpice that provide the accuracy essential for high-speed designs in an environment that supports rapid design improvement."

"Signal integrity analysis of high-speed systems requires fast and accurate HSpice simulation, as well as specialized analyses provided by the HSpice Integrator Program (HIP) partners such as Sigrity," said Farhad Hayat, Senior Director of Marketing at Synopsys. "The latest improvements in the HSpice 2011.09 release for signal-integrity analysis, combined with the large ecosystem of HIP partners, give designers access to best-in-class simulation and analyses for designing high-speed integrated circuits, printed circuit boards and packages."

HSpice Special Interest Group event

Synopsys will host an HSpice Special Interest Group (SIG) dinner on January 31, 2012 at the Santa Clara Marriott Hotel. At this event, attendees will have the opportunity to speak with Synopsys HSpice R&D personnel, as well as select HIP partners, including Sigrity. During the dinner, attendees will hear what technical representatives from Altera, Broadcom, Cavium and Micron have to say about using HSpice in some of today's most challenging designs. Circuit designers and managers interested in attending this event can register online at www.HSpice.com.

Go to the Synopsys, Inc. website to find additional information.

E-mail Synopsys, Inc. for more information.

Read more about
Synopsys, Inc.
and
Sigrity, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, signal integrity, noise, Spice, Spice-like, Synopsys, HSpice, Sigrity,
601/37615 1/25/2012 476 75


Designer's Mall
0.5625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.671875