Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Juniper Networks Adopts Jasper Formal Technology  
 Printer friendly
 E-Mail Item URL

February 7, 2012 -- Jasper Design Automation today announced that Juniper Networks has adopted JasperGold formal technology for verification and design flows.

"We selected Jasper's solutions because of the clear advantages its tools and products offer over other options," said Sanjeev Kumar, ASIC Senior Manager at Juniper Networks. "We quickly recognized the value and quality improvements that Jasper's unique formal products can bring to our high-performance network products."

Juniper was able to load in its design, write properties, and begin using Jasper's formal techniques quickly. The Jasper Visualize feature allowed Juniper to thoroughly comprehend designs and swiftly correct any errors that were found.

"Being able to visualize RTL early in the design cycle, even without a need for a testbench, was key to our decision," added Kumar. "The remarkably intuitive and easy-to-use interactive debugging capabilities that Jasper provides will allow us to speed up design exploration and thus reduce design errors and market timing risks."

Go to the Jasper Design Automation website to find additional information.

E-mail Jasper Design Automation for more information.

Read more about
Jasper Design Automation
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, formal verification, Jasper Design Automation, JasperGold
601/37757 2/7/2012 462 74


Designer's Mall
0.375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875