Page loading . . .

  
 You are at: The item(s) you requested.Monday, May 20, 2013
Bluespec, Inc.  
Address: 14-16 Spring Street
              Waltham, MA 02451-1121 USA
Phone: 781-250-2200
Email: info@bluespec.com
Website: www.bluespec.com


Bluespec provides advanced EDA solutions for the design of complex semiconductor chips. Designed for ASIC and FPGA designers and architects, the Bluespec toolset, based on SystemVerilog, synthesizes high-level system descriptions into no compromise RTL. Bluespec can be used to design production solutions beginning with specification and modeling of the hardware, with the ability to transform these specifications and models automatically to RTL for rapid evaluation or final designs.

SOCcentral Feature Articles

Are You Building Your ESL Design Flow on Sand?

2/1/2005

Articles Online

A Bluespec Hardware Implementation of Sudoku

8/21/2007

A Bridging Model for ESL Synthesis

5/29/2006

Performing Rapid and Safe Evaluations at the Architectural Level

11/16/2005

Tutorials, White Papers, etc.

Delivering Synthesizable Verification IP for Test Benches

Emulation: Enabling It on Every Desktop

High-Level "Plug-and-Play" Specification, Modeling and Synthesis of Pipelined Architectures with Bluespec’s PAClib

Synthesizable Models Enable Early Emulation for Complex IP

News

Bluespec Introduces High-Speed Verification and Hybrid Prototyping Solution for RTL IP

3/18/2013

Bluespec High-Level Synthesis Toolset Selected by Hitachi

6/7/2011

Bluespec High-Level Synthesis Toolset Selected by Fujitsu

6/10/2010

Bluespec High-Level Synthesis Toolset Selected by Panasonic

3/25/2010

Bluespec Delivers Plug-and-Play Library for Algorithm and Datapath Design

2/9/2010

Bluespec's High-Level Synthesis Toolset Selected by Mercury Computer Systems for Next-Generation Advanced Computing IP

6/6/2008

Denali Software to Leverage Bluespec Technology for Next-Generation Memory Controller IP Development

5/23/2008

Bluespec Expands into Japanese Market

5/9/2008

Bluespec Closes Series C Funding

10/31/2007

Bluespec Adds System-Level Building Blocks to AzureIP Foundation Library

5/7/2007

Bluespec Unveils AzureIP Foundation Library to Facilitate IP Design and Reuse

2/5/2007

Bluespec Signs Consulting Agreement with Poseidon Design Systems

1/9/2007

Bluespec Begins Volume Shipment of SystemC Synthesis

12/14/2006

Bluespec Moves into Virtual Prototyping for Software Development, Hardware Validation

11/27/2006

Bluespec Expands Presence in India Through Alliance with Satyam Computer Services

10/16/2006

Bluespec Joins Synopsys In-Sync Program

8/15/2006

Bluespec Announces Adoption of Synthesis Technology by STMicroelectronics, Strengthening its Design Flow

7/21/2006

Bluespec ESL Synthesis Extensions to SystemC Create Unified Environment for Modeling, Design, Verification

5/30/2006

Bluespec Updates ESL Synthesis Toolset

5/12/2006

Bluespec Joins Xilinx ESL Initiative

3/13/2006

Bluespec Closes Series B Funding

3/10/2006

Bluespec Joins SPIRIT Consortium to Advance IP Reuse Interoperability Standards for SoC Design

1/17/2006

Bluespec Targets Low-power ESL Synthesis

6/13/2005

Bluespec Adds Cosimulation to Its Cycle-Accurate Models

4/18/2005

Bluespec Adds SystemVerilog Assertion Support to ESL Solution

12/20/2004

Bluespec Secures $4.5 Million in Additional Funding

11/22/2004

Bluespec Expands Worldwide Sales Channels

10/20/2004

Bluespec's High-Level Synthesis Generates RTL with Speed and Area Comparable to Hand-Designed RTL

5/3/2004


Go directly to Bluespec, Inc. for more company and product information.

Keywords: Bluespec, EDA, Synthesis (ESL), Simulation (ESL), Synthesis (RTL),
206/3785 12/8/2003 9643 1125
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.6870117