Page loading . . .

  
 You are at: The item(s) you requested.Sunday, July 13, 2014
RivieraWaves Adds 802.11n and 802.11ac Silicon IP to Portfolio  
 Printer friendly
 E-Mail Item URL

February 28, 2012 -- RivieraWaves has announced the expansion of its intellectual property (IP) portfolio with IP families for Wi-Fi 802.11n and 802.11ac specifications. RivieraWaves now has the broad wireless connectivity IP portfolio with a complete offering for Bluetooth and Wi-Fi.

In addition to its mature and certified 802.11abg IP product line, currently in volume production, the new product lines, 802.11n and 802.11ac, are already being adopted. Composed of MAC, modem and radio, they are available in a wide variety of configurations, including MIMO.

The company's connectivity IP portfolio includes complete Bluetooth and Bluetooth low energy (BLE) offerings with support for baseband, radio and protocol stacks for classic BR/EDR Bluetooth (BT2.1EDR/3.0), single mode and dual mode BLE (BT4.0) standards. The IP is proven, ready for production or in production.

Go to the RivieraWaves website to find additional information.

E-mail RivieraWaves for more information.

Read more about
RivieraWaves
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, Wi-Fi, WiFi, wireless, Bluetooth, RivieraWaves
601/37952 2/28/2012 513 79
Designer's Mall
0.375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Odd Parity

Summertime and the Leavin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.453125