Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, September 17, 2014
XJTAG Launches Multiport JTAG Testing Solution  
 Printer friendly
 E-Mail Item URL

March 14, 2012 -- XJTAG's XJQuad is a cost-effective four-port JTAG adaptor targeted at manufacturers. Using a single USB 2.0 port on the PC it provides high-speed JTAG access to allow simultaneous testing of four circuit boards, each of which can be provided with up to four JTAG Test Access Ports.

Depending on the individual set-up, XJQuad lets the user test boards together in batches, or run the four ports independently, changing each as it finishes. The solution lets a designer carry out connection testing, in-system programming, non-JTAG device testing, serial number handling, and provides configurable log files for an audit trail.

"The XJQuad is a compact controller that integrates with the other tools in the XJTAG Development System to enable engineers to debug, test and program electronic circuits quickly and easily," said Dominic Plunkett, CTO XJTAG

The XJTAG development system is a cost-effective solution for debugging, testing and programming PCBs and systems throughout the product lifecycle. It is used by design engineers, developers, OEMs and contract manufacturers for producing complex BGA-populated PCBs and systems.

Availability

Available now, a 30-day free trial of the XJTAG can be downloaded from the XJTAG website.

Go to the XJTAG website to find additional information.

E-mail XJTAG for more information.

Read more about
XJTAG
on SOCcentral.com


Keywords: PCB design, EDA, EDA tools, electronic design automation, boundary scan, JTAG, emulators, emulation, XJTAG Development System, XJQuad
601/38082 3/14/2012 397 70
Designer's Mall
Halloween countdown banner
0.46875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

Odd Parity

Summertime and the Leavin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.546875