Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
NXP Introduces Longevity Program for ARM Cortex-M Microcontrollers  
 Printer friendly
 E-Mail Item URL

March 27, 2012 -- NXP Semiconductors has launched a Product Longevity Program for its ARM Cortex-M microcontrollers with a minimum available period of 10 years. This program assures continuity and stability of supply for NXP customers, especially those that design industrial-control applications and require long-term product availability.

The first microcontrollers in this Product Longevity Program are from NXP's Cortex-M0 family:
  • LPC1100XL, NXP's lowest-current MCU with 110µA/MHz.
  • LPC1100L in low-pin-count SO, TSSOP and DIP packages.
  • LPC11U00, the first USB Cortex-M0 with integrated ROM drivers.
  • LPC11C00 with on-chip CAN transceiver.
  • LPC11E00 with integrated 4-kByte EEPROM.


Go to the NXP Semiconductors website to find additional information.

Read more about
NXP Semiconductors
on SOCcentral.com


Keywords: embedded system design, embedded systems, ARM-based microcontrollers, Cortex-M MCUs, IP, intellectual property, cores, NXP Semiconductors
601/38154 3/28/2012 408 71


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375