Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
intoPIX Increases Its IP-core Portfolio Development  
 Printer friendly
 E-Mail Item URL

April 3, 2012 -- has announced its strategic decision to aggressively boost its IP portfolio to better serve its OEM customers and respond faster to the growing demand for JPEG 2000 compression across various industries. The rapid evolution within the audio-visual industry towards higher image quality, higher frames rates and higher resolutions is driving this move.

Jean-Francois Nivart, founder and former CSO of intoPIX is leaving the company and tackling new JPEG 2000 challenges with Image Matters, a new independent company that will develop OEM JPEG 2000 PCBs for the industry. "Image Matters has adopted intoPIX JPEG 2000 IP-cores," said Jean-François Nivart. "Our video-acquisition and playback boards will benefit from intoPIX's FPGA implementation to enable OEMs, integrators and end-users in quickly developing advanced systems and applications."

About Image Matters

Image Matters will offer hardware and software modules for professional image and sound handling. This new venture helps OEMs, integrators and end-users to easily and quickly develop advanced imaging systems and applications.

Go to the intoPIX s.a. website to find additional information.

E-mail intoPIX s.a. for more information.

Read more about
intoPIX s.a.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, JPEG 2000, intoPIX
601/38218 4/3/2012 469 79


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875