Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
Novocell Semiconductor Announces NVM IP Tape Out at IBM 45nm  
 Printer friendly
 E-Mail Item URL

April 9, 2012 -- Novocell Semiconductor, Inc. has announced the successful tape out of the firm's NovoBlox family NVM at IBM 45-nm SOI process. Novocell completed the advanced 45-nm node with a confidential customer who commonly services markets ranging from military to heavy industrial to consumer electronics. The customer chose IBM's foundry for this silicon project, and selected Novocell's intellectual property (IP) based upon the technology's reputation for 100% reliability, history of innovation, and licensing flexibility.

All Novocell NovoBlox family NVM IP products avoid the limitations of traditional embedded NVM technology by utilizing the patented dynamic programming and monitoring process and method of the Novocell SmartBit, ensuring that 100% of embedded bit cells are fully programmed. The result is Novocell's 100% yield and exceptional reliability, guaranteeing that data is fully programmed initially, and will remain so for an industry-leading 30 years or more. Moreover, Novocell IP based on the SmartBit does not require complex manufacturing technology changes, but utilizes standard CMOS manufacturing processes, without masking or additional fabrication processes. Novocell NVM IP scales to meet all NVM size and complexity challenges that grow exponentially as SOCs continue to move to advanced nodes such as 45nm and beyond.

Go to the Novocell Semiconductor, Inc. website to find additional information.

E-mail Novocell Semiconductor, Inc. for more information.

Read more about
Novocell Semiconductor, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, nonvolatile memory, non-volatile memory, NVM, Novocell Semiconductor, NovoBlox
601/38229 4/9/2012 418 59


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875