Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
BBC R&D Designs Xilinx FPGAs into New Camera-Back Mount to Support Transmission of Video-Over-IP  
 Printer friendly
 E-Mail Item URL

April 16, 2012 -- BBC R&D and Xilinx, Inc. are demonstrating a prototype camera-back device (Stagebox) at the National Association of Broadcasters Show (NAB) that enables the transport of professional quality video over internet protocol (IP)-based networks.

The BBC R&D Stagebox can be attached to the back of any broadcast-quality camera. With the integration of more system functionality onto a Xilinx FPGA, expensive and cumbersome SDI/ audio/ talkback and ancillary cabling can be replaced with a single network cable (fiber or Cat6). The small-form-factor device effectively expands the reach of video networks to remote production sites and studios using IP networks.

"CoreEL Technologies' H.264/AVC-I codec IP core combined with our flexible FPGAs allowed BBC R&D engineers to quickly and cost-effectively build and deploy an incredibly innovative solution to a longstanding problem," said Ben Runyan, Director of broadcast and consumer segment marketing at Xilinx. "The ubiquity of video in all areas of our society is pushing broadcasters and equipment makers to constantly develop new solutions to the challenges across the acquisition, contribution, and distribution broadcast networks to be consumed by an information-hungry public."

In both sports settings and extremely hazardous news-gathering conditions, BBC R&D's Stagebox technology will allow real-time video streaming to production crews and equipment far away from the action. Whereas HD-SDI cable reaches 100 to 200 meters at most, IP networks run all over the world. Using only a single network cable for all camera signals also lends enhanced mobility and simplicity for a camera crew and lowers operating expenses by reducing cabling challenges.

"BBC R&D's Stagebox is designed to work with our huge range of different programs, from live sports productions through to breaking news stories on the other side of the world," said Brandon Butterworth, chief scientist at BBC R&D. "By combining the many different requirements of a camera operator with CoreEL's H.264/AVC-I codec and our own intellectual property we have been able to develop an incredibly useful set of technologies which run on Xilinx's Virtex-6 FPGAs."

CoreEL Technologies, a Premier Xilinx Alliance Program Member and system level products and solutions provider, along with its partner Leading Light Technologies (L2Tek), will market the solution globally.

"High levels of system integration were needed to design the Stagebox technology. By combining the Virtex-6 FPGA, CoreEL's Codec and the BBC's IP, we were able to develop a tightly integrated solution which will now pave the way for faster adoption of AVC-I Codec for video contribution applications," said Guruprasad M. Parthasarathy, Director of Marketing at CoreEL. "In addition to providing the single chip AVC-I Codec vital for the Stagebox technology, CoreEL will also produce and supply the modules to the industry further extending our offering to the OEM market segment."



Go to the Xilinx, Inc. website to find additional information.

Read more about
Xilinx, Inc.
and
CoreEL Technologies Pvt., Ltd.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, Voice over Internet Protocol, Voice over IP, VoIP, Xilinx, CoreEL Technologies
601/38260 4/16/2012 409 65


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375