Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
XJTAG Releases Second-Generation PXI Boundary Scan Solution  
 Printer friendly
 E-Mail Item URL

April 17, 2012 -- XJTAG today released its second-generation PXI boundary scan solution, a high-speed interface that allows the integration of XJTAG boundary scan with PXI-based test systems. The PXI XJLink2 enables users of PXI chassis, such as NI LabVIEW and LabWindows, to leverage the benefits of XJTAG's XJLink2 boundary scan controller from within their integrated PXI test platforms.

The PXIis the fastest XJLink yet to be released by XJTAG, with the company reporting a 10 to 20% improvement on Flash memory programming time, and 40 to 50% on verify time.

Those running National Instruments' LabVIEW software also benefit from a full set of virtual instruments (VIs) to interface to the XJTAG system.



Go to the XJTAG website to find additional information.

E-mail XJTAG for more information.

Read more about
XJTAG
on SOCcentral.com


Keywords: embedded system design, embedded systems, computer system design, general-purpose computers, special-purpose computers, PXI XJLink2, EDA, EDA tools, electronic design automation, JTAG, boundary scan, XJTAG,
601/38277 4/17/2012 221 42


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375