Page loading . . .

  
 You are at: The item(s) you requested.Monday, May 20, 2013
Mentor Graphics and Stonestreet One Announce Integrated Bluetooth Software Stack for Nucleus RTOS Targeting Low-Power, Connected Embedded Development  
 Printer friendly
 E-Mail Item URL

April 18, 2012 -- Mentor Graphics Corp. today announced the integration of its Nucleus real-time operating system (RTOS) with the Bluetopia protocol stack from Stonestreet One, a leading provider of Bluetooth software.The third generation of the Nucleus RTOS provides built-in power-management capabilities and connectivity features ideally suited for power sensitive, wireless communication applications. The Bluetopia stack is a flexible software tool that, when combined with the Nucleus RTOS, enables developers to create a variety of wireless communication applications with ease and reliability.

The strategic partnership between Stonestreet One and Mentor gives developers an integrated and configured solution for Bluetooth connectivity in the memory-constrained microcontroller environments. The Bluetopia solution is configured specifically for the Nucleus RTOS on the Texas Instruments' Stellaris development platform. This technology supports the full set of Bluetooth profiles from Stonestreet One, such as Bluetooth stereo audio playback and serial port profile (SPP). The Bluetopia and Nucleus RTOS, with integrated power-management services, is an ideal solution for Bluetooth-enabled, high performance, low-power connected devices such as industrial monitors, portable medical and consumer products.

"Stonestreet One, a leading provider of Bluetooth stacks, supports leading silicon partners such as TI and Freescale, which is a key reason why we chose them as a strategic partner," stated Glenn Perry, General Manager of the Mentor Graphics Embedded Software Division. "The seamless integration of Bluetopia with Nucleus will help our customers deliver innovative products that require less power and provide robust connectivity, key for today's consumer devices."

The platform lets developers begin developing their value-add applications within minutes of installation by providing an integrated development environment (IDE) that consists of the Nucleus RTOS, optimized drivers/ BSP, compiler, and debugger tools. The Nucleus software features separate workflows for BSP, system, and application developers which accelerate porting applications to new hardware. The Nucleus ReadyStart product includes the Mentor Embedded Sourcery CodeBench technology, GNU-based integrated development environment (IDE), and the Mentor Embedded Inflexion UI tool for dynamic 2D/3D user interface creation.



Go to the Mentor Graphics Corp. website for details.

Read more about
Mentor Graphics Corp.
on SOCcentral.com


Keywords: embedded system design, embedded systems, real-time operating systems, EDA, EDA tools, electronic design automation, software development tools, Nucleus RTOS, Nucleus ReadyStart, Mentor Graphics, Stonestreet
601/38285 4/18/2012 240 38


Designer's Mall
0.3945313



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4804688