Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Soitec Provides Affordable Paths to Higher-Performance, Lower-Power Processors for Mobile and Consumer Devices  
 Printer friendly
 E-Mail Item URL

April 18, 2012 -- Soitec has announced a comprehensive product roadmap centered on fully depleted (FD) silicon technology starting at 28nm and extending down to the 10-nm node. Soitec's FD product lines enable an efficient implementation of fully depleted technology, allowing semiconductor manufacturers to deliver competitive products quicker and more affordably than alternative paths.

For the mobile market, this will result in innovative consumer devices that offer new user experiences such as augmented reality while requiring fewer battery charges. With today's announcement, Soitec offers the entire semiconductor ecosystem the means to accelerate the development and lower the cost of the high-performance and low-power processors that will drive future generations of mobile and consumer electronics, and is working with its partners to make this technology widely available to support industry demand.

"Each new generation of technology faces unique challenges, and we currently are at an inflection point where we cannot rely solely on traditional CMOS technology to solve them," said Handel Jones, founder and CEO of International Business Strategies. "If you look at the industry's technology migration path, you can see that everybody has fully depleted in their respective roadmaps. What Soitec is offering is a very attractive solution giving chip makers the means to reduce power consumption, increase performance and provide lower cost solutions."

Soitec's FD products, which pre-integrate critical characteristics of the FD transistors, give chip makers the means to move to FD. With a comprehensive offer addressing both planar and three-dimensional (FinFET) transistor alternatives, Soitec's FD products efficiently enable greater cost optimization, performance and scalability for next-generation processor platforms.

"It's increasingly clear that conventional CMOS technology has run its course," said Andre-Jacques Auberton-Herve, President and CEO of Soitec. "Industry players need a fresh approach that provides a path to overcome the limitations of current technology. Soitec has products available now that bring the advantages of next-generation performance and energy efficiency today at the right economics, providing chip makers the ability to bring their visions for future devices to life."

In the first implementation of these FD products from Soitec, STMicroelectronics and ST-Ericsson have announced they are working together, with Soitec, to develop next-generation mobile processors at 28nm. By using fully depleted transistor technology, ST-Ericsson expects to gain one additional day of smartphone battery life for the new processors. (http://pitchengine.com/soitec/soitec-announces-adoption-of-fully-depleted-technology-for-advanced-mobile-platforms)



Go to the Soitec website to find additional information.

E-mail Soitec for more information.

Read more about
Soitec
on SOCcentral.com


Keywords: ASICs, ASIC design, custom IC design, microprocessors, MPUs, process technology, fully depleted silicon technology, foundries, foundry services, Soitec,
601/38287 4/18/2012 252 49


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875