Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Breker Verification Systems Joins ARM Connected Community  
 Printer friendly
 E-Mail Item URL

April 23, 2012 -- Breker Verification Systems, Inc. has announced that it is a new member of the ARM Connected Community, the industry's largest ecosystem of ARM technology-based products and services. As part of the ARM Connected Community, Breker Verification Systems will gain access to a full range of resources to help it market and deploy solutions that will enable developers to get their ARM-powered products to market faster.

"This is a strategic move by Breker to work closely with ARM to make available our new, innovative verification software to engineers whose SOC designs contain multiple ARM embedded processors,"said Adnan Hamid, CEO, Breker Verification Systems.

By joining the Breker Verification Systems' TrekSoC, software that automates self-verifying C test case generation for multi-threaded systems-on-chip (SOCs), will be more readily available to ARM-powered product developers.



Go to the Breker Verification Systems, Inc. website to find additional information.

Read more about
Breker Verification Systems, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, Breker Verification Systems, TrekSoC, ARM Connected Community,
601/38292 4/23/2012 411 60
Designer's Mall
4th Of July countdown banner
0.5



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.578125